



• Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration Layout tool—Virtuoso ◆I/O PAD



• Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration ◆Layout tool—Virtuoso ◆I/O PAD



Deep sub-micron process

- The deep sub-micron generic CMOS process flow is described below.
- It features shallow trench isolation (STI), dual n+/p+ polysilicon gates, and self-aligned silicide.



p-type substrate

Starting material p-type substrate or p- epi on p+ substrate for latch-up prevention.

•Grow pad oxide. Deposit CVD nitride





Shallow Trench Isolation

- Lithography to cover the active region with photoresist.
- Reactive ion etching(RIE) nitride and oxide in the field region.
- RIE shallow trench in silicon.



• Grow pad oxide. Deposit thick CVD oxide.









Source-Drain Implant

• Sidewall reoxidation.

• n+ source-drain lithography and implant (also dope n+ polysilicon gate).

◆ p+ source-drain lithography and implant (also dope p+ polysilicon gate).



• Oxide (or nitride) spacer formation by CVD and RIE.

Source-drain anneal.









• Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration ◆Layout tool—Virtuoso ◆I/O PAD

CIC Oxidation A protective layer of *SiO2* is grown over the silicon surface by exposing the surface to oxygen (dry oxidation) or steam (wet oxidation) in a furnance at $800 \sim 1200^{\circ}$ C. Dry oxidation is denser/slower than wet oxidation The resulting *Si-SiO2* interface will be below the original *Si* surface. For an oxide thickness tox, the shift is 0.44 tox. original Si surface tox SiOn Si-SiO2 interface Ŧ Si 0.44 tox



Photolithography (photomasking)

- Establish patterns for the selective deposition or removal of material such as *SiO2*.
- contact printing : the mask is in close physical contact with the wafer. (good resolution/damage to the mask surface)
- projection printing : allowing a small gap (10 ~30um) between the wafer and the mask.





CIC

Diffusion(Introduce dopants into silicon)

Performed by two step:

- 1) **Predeposition** : a specified density of dopant atoms is introduced into the silicon surface by exposing the silicon surface to a carrier gas at a high temperature.
- 2) **Drive-in** : impurities penetrate into the material deeper by heating the wafer.



• Ion implantation (introduce impurities into silicon)

Ionized atoms of the dopant are extracted from a gas and separated using magnetic deflection.

CIC

- The ions are then accelerated by a high voltage (50~150keV) and the resulting ion beam focus on the wafer surface.
- The penetration depth of the dopant atoms is typically around 1um.
- The impact of the ion beam causes some damage to the singlecrystal silicon structure, a annealing step is usually needed.



Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration ◆Layout tool—Virtuoso ◆I/O PAD

CIC

Basic Layout Concept

- ◆ 電路設計及模擬的驗證決定電路的組成及元件相關參數,但仍不是實體的成品
 ◆ 積體電路的實際成品需經晶圓廠製作。
- ◆ 設計者需提供積體電路製作的實體描述,即佈局
- ◆ 佈局設計將所設計的電路轉換為電路製作的描述格式
- ◆ 階層化、模組化的佈局方式可提高佈局的效率
- ◆ Layout Editor 或 P&R 工具提供佈局設計的環境





Layout Manual

◆ Brief process flow

- ◆ Masking layers and bias
- Layout design rule(RF design rule)
- Design guideline(RF design guideline)
- ◆ Electrical design rule
- ◆ Characterization reports-describe the characteristic of devices





Mask Layer Definitions

| Masking | g Sequence E | Definition | Digiti | zed Pattern | Digitized Area |
|---------|--------------|--|--------|-------------|----------------|
| | Diffusion | Define active region | | Diffusion | D |
| | T-Well | Define T-Well implant region | | T-Well | С |
| | N-Well | Define N-Well implant region | | N-Well | С |
| | P-Well | Define P-Well implant region | | N-Well | D |
| | Poly | Define Poly gate | | Poly | D |
| | HR | Define high resistance Poly region | | HR | С |
| | N+ | Define N+ implant region | | (*1) | С |
| | P+ | Define P+ implant region | | P+ | С |
| | SAB | Define salicide block region | | SAB | D |
| | Contact | Define Poly and Diffusion Contact | | Contact | С |
| | Metal1 | Define 1st Metal | | Metal1 | D |
| | Mvia1 | Define 1st and 2nd Metal Contacts | | Mvia1 | С |
| | | • | | | |
| | | • | | | |
| | MMC | Define Metal/Metal Capacitor Top metal P | late | MMC | D |
| | Mvia5 | Define 5th and 6th Metal Contacts | | Mvia5 | С |
| | Metal6 | Define 6th Metal(*) or Top Metal | | Metal6 | D |
| | Pad | Window Define Pad Window region | | PAD Window | w C |
| | PESD | Define PESD implant region | | PESD | С |



Layout design rule(1)

A.N-well layer





◆ Min. feature density rule : Sub-micron fabrication processes often use CMP to achieve planarity. Effective CMP requires a minimum feature density for polysilicon and metal layers. Dummy metal(poly) pattern and empty areas should be distributed as uniformly as possible.

(e.g.) Minimum density(total metal2 layout area/chip area) of Metal2 area ----- 30%

• Antenna rule : prevent the potential damages induced by the charge collected in the fabrication process on exposed polysilicon and metal features connected to a transistor. The accumulated charge may develop potentials sufficiently high to damage the thin oxide.



Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration ◆Layout tool—Virtuoso ◆I/O PAD



Design Abstraction

Gate and Connect

- Functionality
- Complexity

Device and Interconnect

- Performance
- Characteristic

Geometry Object

- Fabrication
- Area/Cost
- Performance











PMOS(of core) in Deep Nwell (triple well process)



p-substrate

The bias of deep n-well should be a "clean" DC bias if this deep n-well is used as a shield.





3 - 33








Resistor(1)

✓IC製程中若無特定步驟來製作電阻,可使用一般的導電層來製作電阻
✓電阻的實現須參考製程資料之單位方塊電阻值來設計,並參考其對製
成之變異度

單位電阻值:

Well > Diffusion(w/o silicide) > Poly (w/i silicide) > metal

電阻值的計算: R□*L/W 其中 單位電阻值R_□:Ω/□





















r















Layout Concept & Virtuoso

Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration ◆Layout tool—Virtuoso ◆I/O PAD



佈局規劃與步驟



佈局係定義各元件的位置大小及相關的連線

- 佈局的設計應考量製程的變異對電路特性的影響
- 為確保電路工作的獨立性及正確性,適當加入隔離及遮蔽 功能之電路或架構

佈局設計通常包含:

- 1) Block partition
- 2) Block placement(Pin location and orientation)
- 3) Device placement and connection
- 4) Block connection
- 5) I/O Placement and Connection



佈局設計次序

Device floor-planning and placement
Symbolic draw the transistor placement and routing channel

Device definition and connection
Draw THIN + POLY for transistor definition
Draw Metal + Contact for device connection
Draw P-Implant / N-Implant for NMOS/PMOS Source/Drain
Draw Well for Completeness



佈局設計考量事項(1)





佈局設計考量事項(2)





About layout design

- 1) Package leadframe, pad location, and pad pitch
- 2) Floorplanning--the exercise of arranging blocks of layout within a chip to minimize area or maximize speed
- 3) Power distribution
- 4) Balance clock-tree branch
- 5) Latch-up
- 6) ESD(electrostatic discharge)
- 7) Antenna effect
- 8) Metal stress relief
- 9) Electromigration
- 10) I R drop
- 11) Signal coupling
- 12) Shield sensitive and interference-producing parts
- 13) Prevent coupling the clock line of digital circuit with signal lines of analog circuit
- 14) Metal option
- 15) Add probe window?

CIC

Preparing MT Form for Mask Tooling

| 10.0 | | | | | | | | | |
|---|---|--|--|--|---|-------------------|----------------|-------------------------------|-------------------|
| 1. Customer Na | me: | | | 2. Nan | e of Project Leader: | | | | |
| 3. Test Chip/Pro | duct Name: | U | 18_92E | 4. Rese | erved Bus Code: | | | | |
| I. Tape Out Infor | mation | | | | | | | | |
| 5. UMC process | specification check: | | (Please | specify the spec. & | version used for this | tape out) | | | |
| EDR spec. N | 1 | G-02-MIXEDMODE | RFCMOS18 | -1.8V/3.3V-1P6M-1 | MMC-EDR | | Version No. | | Ver.1.2 P2 |
| TLR : spec. N | lo. | G-03-MIXEDMODE | /RFCMOS18 | -1.8V/3.3V-1P6M- | MMC-TLR | | Version No. | | Ver.2.2 P1 |
| INTERCAP | spec. No. | G-04 | Logic18-1P6N | M-INTERCAP | | | Version No. | | Ver.1.1 P1 |
| SPICE Mode | ing Spec No | G | -05-Logic18-1 | 8V-GenericII-SPI | Œ | | Version No. | | Ver12 |
| DRC commar | id file: | Spec. No. JF-MIXEMODE F | FCMOS18-1 | .8V-3.3V-1P6M-N | IMC-Calibre-drc-2.2 | | Version No. | | Ver.2.2 P2 |
| *UMC has th | e right to refuse shuttle entri | es if this section is not completed | i clearly. | | | | | | _ |
| ó. Database Info | rmation: | (UMC FTP account name: | 1.1 | | | |) | | |
| File Name: | | u18 92e.db.gz | | File Size: | 14,408,245 | | -' | bvtes | |
| Grid size: | 0.01 | um | | | | | | - ré- | |
| Name of Top | Cell: | u18 92e | | Min. Poly G | ate Width: | 0 | .18 | um | |
| Do you need | UMC to shrink your databas | e? | □ Vec | % | V No | | | | |
| 7. Data Window | , | Left Bottom:(0 | - ies, | 0.015) um | | Right Top:(| 4999.995 | : | 4999.99) um |
| 8. Are any IP/LiJ | raries used in this test chi | p? | | please | fill up the questions b | below: | | _ ′ | , |
| 🗆 1) Stand | ard cells used | • | P. NO: | 10 16 71 | 1 1 | | | | |
| Vendor: | | | | | | | | | |
| | | | | | | | | | |
| Library versio | m | | | | | | | | |
| Library version TLR version: | on: | | | | | | | | |
| Library versia TLR version: | m: | | | _ | | | | | |
| Library version TLR version:). Process : | n: <u>1P6M</u> | Top me | tal thickness: | — 8K (stand | lard) | 💌 20K (t | nick top metal | request) | |
| Library versi TLR version: 9. Process : 1) Please not 1f there an 2) XX will (Ref to SPE UMC requ 3) OPC patte Are SR. | IP6M In: IP6M In the that XX: does not accept any concerns, customers add dummy pattern by def C.No. ired pattern density: Diffusi rn will be added only for s AM macro used in this test of Ves! | Top me erns: pt customized OPC or Dummy may add blocking layers into ault. Please refer to mask too ault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal buttles using 0.18um and bey chip? | tal thickness: y patterns fo the GDS fil ling rule for > 30% rond technole | | lard) 1. ng. yers definition.) | ⊠ 20K (ti | uick top metal | request) | |
| Library versi TLR version: 9. Process : 1) Please not 11 flthere an 2) XX will (Ref to SPE UMC requ 3) OPC patte Are SR. | IP6M Iuires Dummy / OPC patti e that XX: does not accep any concerns, customers add dummy pattern by def C.No. ired pattern density: Diffusi rn will be added only for s AM macro used in this test of Ves! XX to add the Die Seal: | Top me erns: of customized OPC or Dummy may add blocking layers into hault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal chuttles using 0.18um and bey chip? Ring ? | y patterns fo the GDS fil ling rule for .> 30% ond technol | SK (stand r shuttle tape-out e before submitti e dummy_block la ogies. ♥ No! | lard) L ng, yers definition.) | F 20K (t) | nick top metal | request) | |
| Library versi TLR version: 9. Process : 0. XX also ret 1) Please not If there an 2) XX will (Ref to SPE UMC requ 3) OPC patte Are SR. 1. Do you need ♥ Yes, | n: <u>1P6M</u> puires Dummy / OPC patti e that XX: does not accep e any concerns, customers add dummy pattern by def C.No. iced pattern density: Diffusi rn will be added only for s AM macro used in this test of Yes! XX to add the Die Seal: No, because: | Top me erns: pt customized OPC or Dummy may add blocking layers into ault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal chuttles using 0.18um and bey chip? | tal thickness: y patterns fo the GDS fil ling rule for > 30% ond technol | SK (stand r shuttle tape-out ie before submitti e dummy_block la ogies. ☑ No! | lard) L ng. yers definition.) | ☞ 20K (t) | nick top metal | request) | |
| Library versi TLR version: 9. Process : (0. XX also ret 1) Please not If there an 2) XX will (Ref to SPE UMC requ 3) OPC patte Are SR. 1. Do you need ⊽ Yes, | IP6M uires Dummy / OPC patt e that XX: does not accep e any concerns, customers add dummy pattern by def C No. ired pattern density: Diffusi ra will be added only for s AM macro used in this test of Ves! XX to add the Die Seal: No, because: | Top me erns: pt customized OPC or Dummy may add blocking layers into ault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal huttles using 0.18um and bey chip? Ring ? | tal thickness: y patterns fo the GDS fil ling rule for > 30% ond technol ubradybeen a | ■ 8K (stand r shuttle tape-out te before submitti dummy_block la ogies. | lard) t. ng. yers definition.) | ⊠ 201K (t) | uick top metal | request) | |
| Library versi TLR version: 9. Process : 0. XX also ret 1) Please not If there an 2) XX will (Ref to SPE UMC requ 3) OPC patie Are SR. 1. Do you need ⊠ Yes, | n: <u>1P6M</u> puires Dummy / OPC patti e that XX: does not accept e any concerns, customers add dummy pattern by def CNo. ised pattern density: Diffusi rn will be added only for s AM macro used in this test of Ves! XX to add the Die Seal No, because: | Top me erns: pt customized OPC or Dummy may add blocking layers into ault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal chuttles using 0.18um and bey chip? Ring ? | tal thickness: y patterns fo the GDS fil ling rule for > 30% ond technol ulreadybeen a mi the seal ring | Image: Second Secon | lard) t. ng. yers definition.) andard rule. | ₩ 20K (t) | tick top metal | request) and the seal ring | ç is customized. |
| Library versi TLR version: 9. Process : 1) Please not 1) Please not 11 fibere an 2) XX will (Ref to SPE UMC requi 3) OPC patie Are SR. 1. Do you need ✓ Yes, 2. Grinding Infi | IP6M utires Dummy / OPC patti e that XX: does not accept e any concerns, customers add dummy pattern by def C No. ired pattern density: Diffusi ra will be added only for s AM macro used in this test of Ves! XX to add the Die Seal: No, because: prmation after wafer proce | Top me erns: pt customized OPC or Dummy may add blocking layers into hall. Please refer to mask too ion > 10%, Poly1 > 15%, Metal chattles using 0.18um and bey chip? Ring ? Seal Ring has a a Not recessary. essing: | tal thickness: y patterns fo the GDS fil ling rule for > 30% ond technols uhe adybeen a right besal rin | ■ SK (stand r shuttle tape-out e before submitti dummy_block la ogies. ☑ No! | elard) t. ng. yers definition.) arclard rule. | ⊠ 201K (t) | tick top metal | request) and the seal rin | r, is customized. |
| Library versi TLR version: 9. Process : 1) Please not 1) Please not 11 fthere an 2) XX will (Ref to SPE UMC requ 3) OPC patte Are SR. 1. Do you need 17 Yes, 2. Grinding Info 17 Yes. | IP6M uires Dummy / OPC patt e that XX: does not accep e any concerns, customers add dummy pattern by def IC.No. ired pattern density: Diffusi rar will be added only for s AM macro used in this test of Ves! XX to add the Die Seal: No, because: primation after wafer proce- unified backlapping to fin | Top me erns: pt customized OPC or Dummy may add blocking layers into ault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal chuttles using 0.18um and bey chip? Ring ? Seal Ring has a Not recessary essing: al 11mil as for packaging torpe: | tal thickness: y patterns fo the GDS fil ling rule for > 30% ond technole ule adybeen a nd the seal rin | = 8K (stand r shuttle tape-oud le before submitti r dummy_block la ogies. ☑ No! clded by Customer g follows XX :'s st | lard) L ng. yers definition.) andard rule. | ₩ 20K (t | nick top metal | request) and the seal ring | ç is customized. |
| Library versi TLR version: 9. Process : 1) Please not 1) Please not 11 fthere ar 2) XX will (Ref to SPE UMC requ 3) OPC patie Are SR. 1. Do von need ☑ Yes, ☐ Ne. | IP6M uires Dummy / OPC patti e that XX' does not accep any concerns, customers add dummy pattern by def C.No. ired pattern density: Diffusi rn will be added only for s AM macro used in this test of Ves! XX to add the Die Seal : No, because: primation after wafer procecon unified backlapping to fin hear original thickness of | Top me erns: pt customized OPC or Dummy may add blocking layers into hault. Please refer to mask too ion > 10%, Poly1 > 15%, Metal chuttles using 0.18um and bey chip? Ring ? Seal Ring has as Not necessary. essing: ul 11mil as for packaging type : | tal thickness: y patterns fo the GDS fil ling rule for > 30% ond technols alwadybeen a rd the seal rin : BGA or QFP | Image: Second Secon | lard) k. ng. yers definition.) andard rule. | ₩ 201K (t | tick top metal | request) and the seal ring | τ is customized. |



| Mask Level Description | | eminants GDS Later | llistk Diolffzed | | | | |
|-------------------------------------|--------------|---------------------------|---------------------|-----------------|---|--|--|
| Description | Mask No/Reu. | No. | Tote #1 | Data Type #2 | Notes or Instructions | | |
| Diffusion | | 1 | D | 0 | | | |
| ASAM | <u> </u> | • | С | 0 | Sectors by UNC as default | | |
| THOME IV RHOULE II | | <i>р</i> а | C | 0 | Opused lays | | |
| N-00e11 | | 3 | С | 0 | | | |
| P-Mell | | èa. | D | 0 | | | |
| VTPL | | ъ́а | C | 0 | Opused lays | | |
| VTPHL | | ъ́а | C | 0 | Opussal lays | | |
| VTNL | | ъ́а | D | 0 | Opussal lays | | |
| VTNI | | ъ́а | C | 0 | Opussal lays | | |
| VTNHL | | ъ́а | C | 0 | Opussal lays | | |
| VTN | | • | С | 0 | Scolean by UNC as default | | |
| TG | | 37 | D | 0 | | | |
| Poly | | +1 | D | 0 | | | |
| HR | | 38 | C | 0 | Opused lays | | |
| N+ | | 12 | С | 0 | | | |
| P+ | | 11 | С | 0 | | | |
| SAB | | 36 | D | 0 | | | |
| N- | | • | C | 0 | Boolean by GAC as default | | |
| P- | | + | С | 0 | Seeless by UNC as default | | |
| Contact | | 39 | С | 0 | | | |
| Metai-1 | | 46 | D | 0 | | | |
| Mula-1 | | +7 | С | 0 | | | |
| Metal-2 | | 48 | D | 0 | | | |
| Mula-2 | | 49 | С | 0 | | | |
| Metal-3 | | 50 | D | 0 | | | |
| Mula-3 | | 51 | С | 0 | | | |
| MetaH4 | | 52 | D | 0 | | | |
| Mula-4 | | 53 | С | 0 | | | |
| м ім Са р | | 65 | D | 0 | | | |
| Metal-S | | 54 | D | 0 | | | |
| Muta-S | | 55 | С | 0 | | | |
| MetaH6 | | 56 | D | 0 | | | |
| PAD | | " | С | 0 | | | |
| Polyim ide | | ъģ | D | 0 | Opused lays | | |
| P-ESD* | | 32 | C | 0 | Pausad Ima | | |
| 18-an Ilblock | | 7 | v | 0 | | | |
| P-WEILDIGGN | - | , | х | U | | | |
| N-IOE II Resistor | - | +0 | х | 0 | M-Well Kensus in a block de DAT duadery desuge og M-Well Rensus area | | |
| al Note or Instructions from custon | ! | mer can add rows within i | tem No. 14 if neces | sarv. | Young | | |
| iDRC Enror 都是被允許的 | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| 'ustomer's Signature: | | | UMCI | Representative: | | | |
| Date: | | | - Date: | | | | |
| | | | - | | | | |
| | | | | | | | |



Layout Concept & Virtuoso

Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration Layout tool—Virtuoso ◆I/O PAD



佈局檔格式與佈局輸出



◆業界採用最廣之共通格式為 GDSII (Stream Format)

- ◆ 在Cadence環境中係透過 Straeam in/Stream out 來讀入/寫出 GDSII Stream data
- ◆ 而實際執行之指令為 pipo 程式 pipo strmin template_file_name

pipo strmout template_file_name





佈局軟體 - Virtuoso

Shape based layout editing - Use polygon, rectangle, path, circle to define the device and connection.

- 255 definable layers for use, only part of them are meaningful to the fabrication.
- Hierarchical layout editing with edit-in-place
- Definable I/O pins for online layout verification
- Import/export layout data file to/from layout database
- ◆Similar tools include Laker(思源) and IC Station(Mentor-Graphic)

| (C | |
|------------|--|
| | 批次模式佈局驗證 |
| ◆ C 馬 | iDSII檔為設計者與晶圓廠之唯一媒介,為確保佈局檔的正確性,必須有完整的 驗證步驟。 |
| I E | 目前採用Dracula 或 Calibre進行佈局驗證。 |
| ◆ □ * | Dracula包含一系列指令群,透過前處理器的處理將命令檔內容轉換成一程序 當,佈局驗證時依程序檔之內容依序執行各項指令。 |
| • 0 | Calibre 包含指令群與圖形使用介面(GUI),並可透過與Virtuoso link直接呼叫 |
| ≰ ♦ | 為求簡化複雜度,各項製程一般提供三種命令檔 |
| | DRC command file |
| | LVS command file |
| | LPE command file |
| • D | Dracula 的驗證結果可透過Dracula Interactive環境進行偵錯。 |
| • C | Calibre 的驗證結果可透過Result View Environment環境進行偵錯。 |
| • x | Calibre可做LPE |
| | |



Cadence Layout 設計環境

啟動layout editor 的指令有: icfb : Full IC design environment layoutPlus : layout editor + diva layout : layout editor



開啟 layout view 時, 系統需要有 display.drf 的定義, 若系統找不到 display.drf 檔,或在該檔內沒有所用到的layer 定義時,則系統 會提示要求merge display.drf 選擇 Tools->Conversion Tool box 項 下的 Merge Display Resource Files





Technology file : This file is a large data file that specifies all of the technology-dependent parameters associated with that particular library. Design rules, symbolic device definitions, and parasitic values are some of the technology-specific parameters common to all cells in a library

techfile.cds : The techfile.cds file contains the binary technology file

abgen.rul: A ASCII file to generate Abstract view

(If no cds.lib has been found, a new search path is established from the file \$CDS_SITE/cdssetup/setup.loc.)





Library Manager

cds.lib中定義了library與所在的找到的 library, 方便 user access design data, 包括create new library, cell與cell view, open或 read cellview等, 其結構 如下

Library—(Category)— cell — cellview

| — Library Manager | : WorkArea: /users2/ | ′cic/kangchu/f <mark> </mark> - 🗖 | | | | |
|---|---|-----------------------------------|--|--|--|--|
| <u>File E</u> dit <u>Vi</u> ew <u>C</u> | esign Manager | <u>H</u> elp | | | | |
| Show Categories | Show Files | | | | | |
| Library | Cell | View | | | | |
| <u></u> analogLib | ŀvdd | į́symbol | | | | |
| analogLib basic cdsDefTechLib design lab_drc lab_lpe lab_lvs purepad | vam ✓ vcca vccap vccd vcs vccsp vcs vcres vcs vcvsp vdd vdda vdda vddd vee veea veed vexp V | schematic symbol | | | | |
| - Messages Log file is "/users2/cic/kangchu/flab/libManager.log". | | | | | | |
| | | | | | | |

| CIC | D | FII中常 | 常 | 見衫 | 見资 | ā (2 |) | | |
|---|-------------|--|-----|-------------|-------------------|---------------|--------------------|-----------------------|--------|
| 不執行col | mmand並結束 | form | | | | | | | |
| | display fo | rm default值 | | | | | | | |
| 移云IOFIII | | on-line help 解釋此form用法 \ |) 執 | 行comm | nand前 | 結束fo | orm 執行co | ommand並保留 | ₽form |
| Hide Canc | el Defaults | °ath Tel | p | ок | Cancel | ∨ Defaults | 'irtupso® Apply | CDL Out | Help |
| Width Fixed Width Offset | 0.5] | Change To Layer | | Template | : File | | | I Load Save | |
| Justification | flush | Contact Justification | | Run In Ba | ackground | | |] ■ | |
| End Type Begin Extension End Type | | | | Netlisting | Mode | | | Analog — | |
| Net Name | Ect | Snap Mode <mark>orthogonal</mark> Acute Augle | | Ente ^a趵 | er key [cursor | が能同C 可最前 |)K,Esca ĵ,^e跳cı | pe key功能同 ursor到最後 | Cancel |





開啟 CIW 視窗

在選定好製程及相關的 technology file 後, 再在 OPUS 內 create library,即可將 schematic, symbol, layout ... 等 view全建在固定 library 內

進入 OPUS % icfb& 出現 Command Interpreter Window (CIW)

| | icfb – Log: /users2/cic/kangchu/CDS.log | · 🗆 |
|------------------|--|-----|
| File 1 | iools Options Help | 1 |
| | THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS. | |
| Ι | | |
| mouse | L: M: R: | |
| > | | |





Creating Library (2)

若選取Compile a new techfile

| - | Load Technology File | |
|-----------------|----------------------|-------------------|
| OK Cancel | Defaults Apply | Help |
| ASCII Technolog | y File 🛛 🥌 | |
| New Technology | Library mydesign | 填入technology file |

若選取Attach to an existing techfile




Creating Layout Cellview

Layout Editor

在這裏將介紹 Virtuoso Layout Editor 的使用

File -> New -> Cellview





Layout Editor Window







Virtuoso Preview Voltage Storm

Layout Editor Menus (1)

Tools Design Window Create Edit Verify Connectivity Options Routing Calibre

Help

key-in f 功能同 Windows > Fit All (f為其bindkey)

| | | | Edit | |
|----------------------|-------------------------|--------------------|--------------|-----------------------------|
| Tools | Design | Window | Undo u | Verify |
| Abstract Editor | Save f2 | Zoom 🕞 | Redo U | MSPS Check Pins |
| Analog Environment | Save As | Pan tab | Move m | DRC |
| Compactor | Hierarchy D | Fit All f | Сору с | Extract |
| Dracula Interactive | Open | Fit Edit ^x | Stretch s | Substrate Coupling Analysis |
| Hierarchy Editor | Discard Elêts | Redraw ^r | Reshape R | ConclCe |
| Layout | Make Read Only | Area Display 📃 🖂 | Delete del | ERC |
| Layout Tierbo | Summary | Utilities 🕞 | Properties q | LVS |
| Layout XL | Properties Q | Create Ruler k | Search S | Shorts |
| Parasitics | Set Default Application | Clear All Rulers K | Merge M | Probe |
| Pcell | Remaster Instances | Show Selected Set | Select > | Markers > |
| Simulation 🕞 | Plot > | World View V | Hierarchy > | |
| Structure - Compiler | Tap t | Close ^w | Other > | |
| Verilog-XL | | | | |

layout editor 的主要選項與其相對 bindkey



Layout Editor Menus (2)



Calibre 為Mentor公司所推出之Verification Tool,可與Cadence Virtuoso做link



Usage of Create and Edit

Create an object

CIC

LSW

Select a layer in LSW => Select what type object to create in "create" menu => Draw an object in layout editor

| Edit Help | | | Vi | rtuoso® Layout Edi | ting: design | inv layo | ut | | • |
|--------------|--------------------|--------------------------------|-----------|------------------------|---------------|----------|----------|----------|---------|
| NWELL dg | | X: -5.0 | Y: 6.2 | 2 (F) Select: 0 | DRC |): OFF | dX: | | dY: 3 |
| design | 2)Select a type in | Tools Design | Window | Create Edit Verify | Connectivity | Options | Routing | Calibre | Help |
| AV NV AS NS | create menu | | | Rectangle | r | | | | |
| Show Objects | | S | | Polygon | Ρ | | | | |
| NWELL dg | | Ð | | Path Multinart Path | р | | | | |
| DIFF dg | | | | l ahel | | | | | |
| 📩 0D2 🛛 dg | | • | | Instance | · | | | | |
| POLY1 dg | | <u> </u> | | Pin | ^p | | | | |
| POLY2 dg | 1) Select a layer | <u> </u> | | Pins From Labels | | | | | |
| NSV dg | | | | Contact | 0 | | | | |
| PIMP dg | III LS W | | | Device | | | | | · · 1 |
| NIMP dg | | | | Conics | | | | | · · · · |
| ESD dg | | | | Microwave | | | | | · · · |
| ESD5V dg | | | | Layer Generation | | | | | |
| CONT dg | 3) Drawing in | | | Guant Réig | G | | | | |
| METAL1 dg | layout editor | Jaff Contraction of the second | | | | | | | |
| VIA12 dg | | mouse I | .: mouseS | ingleSelectPt M: la | eHiMousePopUp | p() R | geScroll | L(nil "e | e"nil |
| METAL2 dg | | a > | | | | | | | |



Usage of Create and Edit

Edit an object

- i) Select an object to edit => Select what action to edit in "edit" menu => Edit object in layout editor (Action one time only!)
- ii) Select what action to edit in "edit" menu => Select an object to edit => Edit object in layout editor (Action before press "Esc" button)

Press "F3" to set action after choose an action in edit menu

CIC

Using Pcell in Layout Editor

Pcell - parameterized layout cell

Use **create instance** menu Specify length/width/number of Finger

Available pcells in 0.18um process



| - | Create Instan | ice |
|-----------|-----------------|--------------|
| Hide C | ancel Defaults | Help |
| Library | tsmc18rf | Browse |
| Cell | nmos2žv | |
| View | layout | |
| Names | IŽ | |
| Mosaic | Rows 1 | Columns 1 |
| | Delta y 3.2 | Dolta X 4.94 |
| Magnifica | tion 1 | |
| 년 Rotat | te 🛛 🕹 Sideways | 🗲 Upside Dow |
| Model na | nch | |
| I (M) | 500n M <u>ě</u> | |
| w (M) | 10u M <u>ě</u> | |
| Number o | of Fingers 4 | |



Display Control Wndow

Design-> Options-> Display

| Display Options | |
|---|--|
| OK Cancel Defaults Apply Help | |
| Display Controls Grid Controls Open to Stop Level Nets Axes Axes Access Edges Path Borders Instance Pins Instance Origins Array Icons EIP Surround Label Origins Pin Names Dynamic Hilight Dot Pins Net Expressions Use True BBox Stretch Handles | set grid 顯示方式 set minor grid 間距多少 user unit set major grid 間距幾倍於 minor grid set X 軸移動之 min. 間距 set Y 軸移動之 min. 間距 (以上二値之設定須爲design rule 之公因數) |
| Show Name Of instance master Array Display Display Levels Full Border Source Stop Image: Stop Filter Size Style empty Size Style Style Style Style Style Style Style Style Style Style Style Style | set 畫線時 cursor 之 跳動方式(snap) set 畫線時之限制方式 |
| ● Cellview Library Tech Library File ~/. cdsenv Save To Load From Delete From 對cellView存目前設定情況 | |

Editor Option Control Window

set cursor 靠沂

Design-> Options-> Editor

CIC





CIC **Adding Label and Pin** LSW 🗾 Create Pin 為使 Calibre LVS check 時認 得 layout 之 port name, 在用 Hide Cancel Help layout 之 terminal 上,選用 MET1 dg MET1 dg Terminal Names backgro dg Pin Shape 📥 rectangle 🔷 polygon 📣 auto pin myDesign1 Create-> Pin... (note:此層將視同layout製作) **Display Name** Set Name Display 📕 Inst 📕 Pin Snap Mode anvAngle 📶 layout一層 AV NV AS NS (選適當的 I/O type)⁻ I/O Type 🔿 input 🔷 inputOutput 📏 output >switch backgro dg Access Direction bottom 🔳 left POL1 da 🔳 anv 🔄 none PWEL da Editing: mvDesign and2 layout 0.1 THIN da Tools Design Window Create Edit Verify Misc Help da CONT dq MET1 n, dq POL2 Θ dq PPIM dq. PASS Q Α 🥬 dq text2 MT1LBL dg out

Help

A, B, out, vdd, gnd 爲選用相對應的text

mouse L: mouseSingleSelectPt

B

Edit

PYGLBL dg

pn

pn

POL1

MET1

Create-> Label...標示於 terminal 上, 除為 user 本身認知用外, 亦作為LVS check 時的Pin (port)

R: hiZoomAbsoluteScale(hiG)

M: mousePopUp()

CIC P

Preparing Layout (GDSII)

In CIW, select File -> Export -> Stream ...

| - | /irtuoso® Stream Out | |
|--------------------------------|---|--------------------------------------|
| OK Cancel Defaults Apply | Hudso-streamout | leip |
| User-Defined Data And Options | ser-Defined Data Options Set Fast Options | |
| Template File Load Save Browse | | |
| | Library Browser | |
| Run Directory | | |
| Library Name | I. | |
| Top Cell Name | <u>I.</u> | assign which layout to stream out |
| View Name | layout | |
| Output | 🖨 Stream DB 🔵 ASCII Dump | |
| Output File | Ichip.gds | |
| Compression | ⊖gzip ⊖bzip2 ⊖compress @ none | assign the stream-out layout file na |
| Scale UU/DBU | 0.00100000 <u>.</u> | |
| Units | 🖲 micron 🔵 millimeter 🔵 mil | |
| Process Nice Value 0-20 | | |
| Error Message File | PIPO.LOG | |
| | | translation information file |
| | | |

| Setting S | Specified Laye | r Mapping |
|--|--|---|
| In Stream O | out form, select "User-Defined Data" b | outton |
| | | |
| | | |
| [_] | the second parts | 1 |
| OK Cancel Defaults Apply | Help | |
| Convert Pin to | ● geometry ◯ text ◯ geometry & text ◯ drop | |
| Pin Text Map Table | | |
| · ··· · ····· | | |
| Keep pin information as attribute number | Q | |
| Keep pin information as attribute number Cell Name Map Table | ĭ ← | assign the file of cell name ma |
| Keep pin information as attribute number Cell Name Map Table Layer Map Table | | assign the file of cell name ma |
| Keep pin information as attribute number Cell Name Map Table Layer Map Table Text Font Map Table | | assign the file of cell name ma assign the file of mapping num |
| Keep pin information as attribute number Cell Name Map Table Layer Map Table Text Font Map Table User-Defined Property Mapping File | | assign the file of cell name ma assign the file of mapping num |
| Keep pin information as attribute number Cell Name Map Table Layer Map Table Text Font Map Table User-Defined Property Mapping File User-Defined Property Separator | | assign the file of cell name ma assign the file of mapping num |

Stream Layer Mapping Table

CIC

GDSII file 也稱作Stream-format, 當你在CIW選擇Translators ->Physical ->Stream Out 時,則出現如同上圖的表格,其中經常使用的選項是: = (myDesign)是你在Opus系統中的Library名稱 (1).Library Name)是你在Library中最上層cell,top cell 在Dracula 亦 (2).Top Cell Name = (top)稱primary cell)是寫到disk中GDSII file名稱 (3).Output File = (top.db .Layer Map Table = (layer.map)通常是空白不使用, 若須轉出非本 technology file 定義的 layerNubmer時,則編輯layer.map檔案格式如下: ;Opus layer name layer purpose Stream layer no Stream data type POLY drawing 6 0 MET1 12 drawing 0 以上二列的作用,對Stream Out而言,是告知OPUS將POLY層轉出為layer 6,將MET1層轉出為 layer 12.(在Stream In時也可用此mapping file,以告知OPUS POLY 取layer 6, MET1取 layer 12). Stream Out實際上是呼叫PIPO(Physical In, Physical Out)執行,所以當你執行完 Stream Out,程式後會自動產生PIPO.LOG檔案,PIPO.LOG是執行過程的摘要,統計資料包括(1)Top Cells ,(2)List Hierarchy,(3) Individual Cell 內容(4) 各Layer統計. 在Opus technology file中有定義layerName及layerNumber,layerColor,layerPattern,但 是GDSII(top.db)中只有layerNumer(0-63),確定Opus technology file中的 layerName與GDSII layerNumer的對照,以便在用Dracula讀layerNumber及送交光罩公司 MT-form時不致發生layer 不相吻合的錯誤.



Layout Concept & Virtuoso

Generic CMOS Process Flow • Deep sub-micron(feature size<0.25um) process Process technology Basic Layout Concept Layout and Devices Layout Design Consideration ◆Layout tool—Virtuoso ◆I/O PAD



I/O Placement

- •為提供封裝接腳到晶片內部的連線,需加上PAD
- ·為提供足夠的驅動能力在output pad前通常加上驅動電路
- ·為提供內部電路的保護,在input pad後加上保護電路。
- ·為提供晶片外部及晶片本身訊號位準的相容性, input pad 後可加上level shifting 的電路。
- •為提供驅動電路及保護電路的電源,I/O pad處需有電源,為避免內部電路受I/O 訊號的干擾,I/O 電源及 CORE 電源最好分開。
- •Output pad 因需提供較大的驅動能力,因此一組power最好只供應不超過8個會同時動作的輸出。
- •為求偵錯的便利性,可在需要觀察的訊號上加上 probing window(即加上 PASS 層)。
- Isolation and protection
 - -Add enough Well contact/ Substrate contact
 - -Add guard ring

The I/O Supported by CIC

一般我們將chip的internal circuit部份稱為core, 而pad部份(包括power, ground, input, output) 稱為 1/O, 無論是core或 1/O部份的電路, 都得 注意 latch-up 問題, I/O部份的電路須作ESD protection. 在process data中一般還包括這些 避免latch-up與ESD的design rule,若有已驗證 過且合本身design需求的I/O pad, 最好直接引 用.





